WiP: PR0 (SPI write prevention through chipset locking) for nv4x_adl, setting base for other platforms/downstream forks supporting >=Skylake+ #1818
This check has been archived and is scheduled for deletion.
Learn more about checks retention
DCO / DCO
succeeded
Nov 29, 2024 in 0s
DCO
All commits are signed off!
Loading