Skip to content

Actions: intel/isa-l

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
222 workflow runs
222 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Use +sme for Apple Continous integration #475: Pull request #303 synchronize by cielavenir
40m 3s cielavenir:featSME
cielavenir:featSME
40m 3s
crc: add crc32_ieee AVX2 implementation Continous integration #474: Commit 30ba07b pushed by pablodelara
2h 9m 43s master
master
2h 9m 43s
Use +sme for Apple Continous integration #473: Pull request #303 synchronize by cielavenir
2h 48m 26s cielavenir:featSME
cielavenir:featSME
2h 48m 26s
Use +sme for Apple Continous integration #472: Pull request #303 synchronize by cielavenir
-1s cielavenir:featSME
cielavenir:featSME
-1s
introduce gf_nvect_dot_prod_sve.h Continous integration #471: Pull request #393 opened by cielavenir
45m 36s cielavenir:introduceSveH
cielavenir:introduceSveH
45m 36s
igzip/riscv64: optimize adler32_rvv for VLEN=128 Continous integration #470: Commit 5d0a5c9 pushed by pablodelara
1h 4m 0s master
master
1h 4m 0s
erasure_code/riscv: fix segment_fault when vlen > 128 Continous integration #469: Commit db7f1db pushed by pablodelara
41m 15s master
master
41m 15s
igzip/riscv64: Optimize adler32_rvv for VLEN=128 Continous integration #468: Pull request #390 synchronize by leiwen2025
1h 11m 48s leiwen2025:optimize_vlen128_new
leiwen2025:optimize_vlen128_new
1h 11m 48s
igzip/riscv64: Optimize adler32_rvv for VLEN=128 Continous integration #467: Pull request #390 synchronize by leiwen2025
47m 40s leiwen2025:optimize_vlen128_new
leiwen2025:optimize_vlen128_new
47m 40s
igzip/riscv64: Optimize adler32_rvv for VLEN=128 Continous integration #466: Pull request #390 synchronize by leiwen2025
Action required leiwen2025:optimize_vlen128_new
leiwen2025:optimize_vlen128_new
Action required
erasure_code: [perf] allow errors in parity buffers Continous integration #465: Commit b7cb4ca pushed by pablodelara
40m 41s master
master
40m 41s
igzip/riscv64: Optimize adler32_rvv for VLEN=128 Continous integration #464: Pull request #390 synchronize by leiwen2025
47m 29s leiwen2025:optimize_vlen128_new
leiwen2025:optimize_vlen128_new
47m 29s
igzip/riscv64: Optimize adler32_rvv for VLEN=128 Continous integration #463: Pull request #390 opened by leiwen2025
50m 21s leiwen2025:optimize_vlen128_new
leiwen2025:optimize_vlen128_new
50m 21s
igzip/riscv64: Optimize adler32_rvv for VLEN=128 Continous integration #461: Pull request #389 synchronize by leiwen2025
Action required leiwen2025:optimize_vlen128
leiwen2025:optimize_vlen128
Action required
erasure_code/riscv: fix segment_fault when vlen > 128 Continous integration #460: Pull request #387 synchronize by sunfr-alibaba
45m 58s sunfr-alibaba:fix_segmentfault
sunfr-alibaba:fix_segmentfault
45m 58s
erasure_code/riscv: fix segment_fault when vlen > 128 Continous integration #459: Pull request #387 synchronize by sunfr-alibaba
40m 57s sunfr-alibaba:fix_segmentfault
sunfr-alibaba:fix_segmentfault
40m 57s
Use +sme for Apple Continous integration #458: Pull request #303 synchronize by cielavenir
42s cielavenir:featSME
cielavenir:featSME
42s
erasure_code/riscv: fix segment_fault when vlen > 128 Continous integration #457: Pull request #387 opened by sunfr-alibaba
40s sunfr-alibaba:fix_segmentfault
sunfr-alibaba:fix_segmentfault
40s
aarch64: Optimize SVE encode functions to use peak-performance vector… Continous integration #456: Commit cd58e41 pushed by pablodelara
41m 27s master
master
41m 27s
Use +sme for Apple Continous integration #455: Pull request #303 synchronize by cielavenir
Action required cielavenir:featSME
cielavenir:featSME
Action required
crc: Add vector-accelerated assembly code for RISC-V 64-bit architecture with Zvbc instruction set Continous integration #454: Pull request #350 synchronize by yinlenree
1h 4m 32s zte-riscv:add-crc-riscv-vector-support
zte-riscv:add-crc-riscv-vector-support
1h 4m 32s
crc: crc32_iscsi_by16_10 opt for short data Continous integration #453: Commit e9061bd pushed by pablodelara
46m 38s master
master
46m 38s
Add alignment for data section in multibinary file Continous integration #452: Commit 19696ed pushed by pablodelara
51m 44s master
master
51m 44s
crc: Add vector-accelerated assembly code for RISC-V 64-bit architecture with Zvbc instruction set Continous integration #451: Pull request #350 synchronize by yinlenree
33s zte-riscv:add-crc-riscv-vector-support
zte-riscv:add-crc-riscv-vector-support
33s
crc: crc32_iscsi_by16_10 opt for short data Continous integration #450: Pull request #380 synchronize by MaodiMa
1h 36m 41s MaodiMa:crc32c_avx512
MaodiMa:crc32c_avx512
1h 36m 41s